
Natl Ph Entry of PCT/FR05/00323
Inventor: Chouki AKTOUF
Filed: 08/11/2006
Title: Method for Creating HDL
Description Files of Digital Systems,...
SHEET 1 of 8



```
S_O grant_o CLOCK 35 std_logid_vector (3:0) bo3 BEHAV /signal-variable non horloge-synchronisation type taille non-entité non-architecture / VAR coda0 CLOCK 35 std_logid_vector (2:0) bo3 BEHAV VAR coda1 CLOCK 35 std_logid_vector (2:0) bo3 BEHAV VAR coda2 CLOCK 35 std_logid_vector (2:0) bo3 BEHAV VAR coda3 CLOCK 35 std_logid_vector (2:0) bo3 BEHAV VAR ful CLOCK 35 std_logid (0:0) bo3 BEHAV VAR grant CLOCK 35 std_logid (0:0) bo3 BEHAV VAR rul CLOCK 35 std_logid (0:0) bo3 BEHAV VAR stato CLOCK 35 std_logid (0:0) bo3 BEHAV VAR stato CLOCK 35 std_logid_vector (1:0) bo3 BEHAV
```

```
MEM File

S_O A_Q_OUT CLOCK 20 REG (7:0) example 4 processes
S_O B_Q_OUT CLOCK 26 REG (7:0) example 4 processes
S_O C_Q_OUT CLOCK 35 REG (7:0) example 4 processes
S_O D_Q_OUT CLOCK 44 REG (7:0) example 4 processes
PROCESS 4
```

Natl Ph Entry of PCT/FR05/00323 Inventor: Chouki AKTOUF Filed: 08/11/2006 Title: Method for Creating HDL Description Files of Digital Systems,... SHEET 2 of 8

HDL File

FIG.2

BEST AVAILABLE COPY

Natl Ph Entry of PCT/FR05/00323 Inventor: Chouki AKTOUF Filed: 08/11/2006 Title: Method for Creating HDL

Description Files of Digital Systems,... SHEET 3 of 8

```
CORMAND 1 | Same | Property Contine authorized light Note the 1 | Same | Contine authorized |
                                                                                                                                                                                                               CORRLET 1 ( 1640 | /E/PR-10 cutifé menerale-lighe nome de-l'exette /
NES 2 ( 1640 etd logie_life )
ENTITY 4 bol
DECLMENTING 7 ( CLOCK ) INVOT sed_logic (0:0) AFFECTED_SY ( ) /cype
                                                                                                                                                                                                                                                                                                                                                        SCOCK ) DWGF and logic (0:0) AFFSCERD_SY ( ) /Type-dant-retion numer-ligns anti-object and
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  FIG.3
VIF File
```

Inventor: Chouki AKTOUF
Filed: 08/11/2006
Title: Method for Creating HDL
Description Files of Digital Systems,...
SHEET 4 of 8

```
// Example of Multiple Processes Verilog sans scan
module example_4_processes (RESET, CLOCK, ENABLE, D_IN,
                   A_Q_OUT, B_Q_OUT, C_Q_OUT, D_Q_OUT);
input RESET, CLOCK, ENABLE;
input
             [7:0] D_IN;
output
             [7:0] A_Q_OUT;
output
             [7:0] B_Q_OUT,
output
             [7:0] C_Q_OUT;
output
             [7:0] D_Q_OUT;
reg
             [7:0] A Q OUT;
reg
             [7:0] B Q OUT;
reg
             [7:0] C_Q OUT;
reg
             [7:0] D_Q_OUT;
     // D flip-flop
    always @ (posedge CLOCK)
    begin
        A_QOT = D_{N}
    end
    // Flip-flop with asynchronous reset
    always @ (posedge CLOCK)
    begin
        if (RESET)
                                                              HDL File
            B_Q_OUT = 8'b00000000;
            else.
               B_Q_OUT = D_IN;
    end
    // Flip-flop with asynchronous set
    always @ (posedge CLOCK)
    begin
        if (RESET)
            C_O_OUT = 8'b11111111;
            else
                C_Q_OUT = D_IN;
    end
    //Plip-flop with asynchronous reset & clock enable
    always @ (posedge CLOCK)
    begin
            if (RESET)
                 D_Q_OUT = 6'b00000000;
            else if (ENABLE)
                 D_Q_OUT = D_IN;
    end
endmodule
                       FIG.4
```

ROP

Inventor: Chouki AKTOUF
Filed: 08/11/2006
Title: Method for Creating HDL
Description Files of Digital Systems,...
SHEET 5 of 8

```
NODULE S example 4 processes { A Q OUT B Q OUT CLOCK C Q OUT D IN D Q OUT ENABLE RESET }

DECLARATION 7 INPUT $0:05 { CLOCK ENABLE RESET }

DECLARATION 8 INPUT $7:05 { D IN }

DECLARATION 10 OUTPUT $7:05 { D Q OUT }

DECLARATION 10 OUTPUT $7:05 { D Q OUT }

DECLARATION 11 OUTPUT $7:05 { D Q OUT }

DECLARATION 12 OUTPUT $7:05 { D Q OUT }

DECLARATION 12 OUTPUT $7:05 { D Q OUT }

DECLARATION 13 EED $7:05 { D Q OUT }

DECLARATION 14 EED $7:05 { D Q OUT }

DECLARATION 17 RED $7:05 { D Q OUT }

DECLARATION 17 RED $7:05 { D Q OUT }

DECLARATION 18 END $7:05 { D Q OUT }

DECLARATION 18 END $7:05 { D Q OUT }

DECLARATION 18 END $7:05 { D Q OUT }

PROCESS 20 { CLOCK }

SENCED CLK 26 { CLOCK }

SENCED CLK 26 { CLOCK }

SENCED CLK 26 { CLOCK }

INSTRUCTION 28 APPECT { B Q OUT } APPECTED BY { D IN }

RESTRUCTION 28 APPECT { B Q OUT } APPECTED BY { D IN }

RESTRUCTION 30 ELSE

INSTRUCTION 37 APPECT { B Q OUT } APPECTED BY { D IN }

RESTRUCTION 37 APPECT { C Q OUT } APPECTED BY { }

RESTRUCTION 38 APPECT { C Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { C Q OUT } APPECTED BY { }

RESTRUCTION 40 APPECT { C Q OUT } APPECTED BY { }

RESTRUCTION 40 APPECT { C Q OUT } APPECTED BY { }

RESTRUCTION 40 APPECT { C Q OUT } APPECTED BY { }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }

RESTRUCTION 40 APPECT { D Q OUT } APPECTED BY { D IN }
```

FIG.5

Natl Ph Entry of PCT/FR05/00323 Inventor: Chouki AKTOUF Filed: 08/11/2006 Title: Method for Creating HDL Description Files of Digital Systems,... SHEET 6 of 8

```
136 (6d 1/13e)
```

Scanned HDL File


FIG.8


BEST AVAILABLE COPY

Natl Ph Entry of PCT/FR05/00323 Inventor: Chouki AKTOUF Filed: 08/11/2006 Title: Method for Creating HDL Description Files of Digital Systems,... SHEET 7 of 8

```
// Luciple of Helebyla tracersus Yarling
                                                                                                                                                                                                                             while energy of preserves a schools, edge is ones, edge (septem over), edge (septem), edge (sept
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        FIG.9
Scanned
HDL File
                                                                                                                                                                                                                                                                                                                        etter
Berger . Bila:
                                                                                                                                                                                                                                                          I/and some entitles
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         BEST AVAILABLE COPY
```

Nati Ph Entry of PCT/FR05/00323
Inventor: Chouki AKTOUF
Filed: 08/11/2006
Title: Method for Creating HDL
Description Files of Digital Systems,...
SHEET 8 of 8





BEST AVAILABLE COPY